

CD4510BM/CD4510BC BCD Up/Down Counter CD4516BM/CD4516BC Binary Up/Down Counter

General Description

The CD4510BM/CD4510BC and CD4516BM/CD4516BC are monolithic CMOS up/down counters which count in BCD and binary, respectively.


The counters count up when the up/down input is at logical "1" and vice versa. A logical "1" preset enable signal allows information at the parallel inputs to preset the counters to any state synchronously with the clock. The counters are advanced one count at the positive-going edge of the clock if the carry in, preset enable, and reset inputs are at logical "0". Advancement is inhibited when any of these three inputs are at logical "1". The carry out signal is normally at logical "1" state and goes to logical "0" when the counter reaches its maximum count in the "up" mode or its minimum count in the "down" mode, provided the carry input is at logical "0" state. The counters are cleared asynchronously by applying a logical "1" voltage level at the reset input.

All inputs are protected against static discharge by diode clamps to both V_{DD} and V_{SS} .

Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 V_{DD} (typ.)
- Low power TTL compatibility Fan out of 2 driving 74L or 1 driving 74LS
- Parallel load "jam" inputs
- Low quiescent power dissipation 0.25 μ W/package (typ.) @ $V_{CC} = 5.0$ V
- Motorola MC14510, MC14516 second source

Connection Diagram



Order Number CD4510B or
CD4516B

TL/F/5990-1

Top View

Truth Table

Clock	Reset	Preset Enable	Carry In	Up/Down	Output Function
X	1	X	X	X	Reset to Zero
X	0	1	X	X	Set to P1, P2, P3, P4
/\	0	0	0	1	Count Up
/\	0	0	0	0	Count Down
/\	0	0	X	X	No Change
X	0	0	1	X	No Change

/\ = Positive Transition
/\ = Negative Transition
X = Don't Care

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Supply Voltage (V_{DD})	-0.5V to +18V
Input Voltage (V_{IN})	-0.5V to V_{DD} + 0.5V
Storage Temperature Range (T_S)	-65°C to +150°C
Power Dissipation (P_D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temp. (T_L) (Soldering, 10 sec.)	260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD})	3V to 15V
Input Voltage (V_{IN})	0V to V_{DD}
Operating Temperature Range	
CD4510BM, CD4516BM	-55°C to +125°C
CD4510BC, CD4516BC	-40°C to +85°C

DC Electrical Characteristics CD4510BM/CD4516BM (Note 2)

Symbol	Parameter	Conditions	-55°C		+25°C			+125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 10V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 15V, V_{IN} = V_{DD}$ or V_{SS}		5 10 20		0.05 0.1 0.15		5 10 20		150 300 600 μA
V_{OL}	Low Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V, I_O < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0		0.05 0.05 0.05		0.05 0.05 0.05 V
V_{OH}	High Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V, I_O < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		4.95 9.95 14.95 V
V_{IL}	Low Level Input Voltage	$ I_O < 1\mu A$ $V_{DD} = 5V, V_O = 0.5V$ or $4.5V$ $V_{DD} = 10V, V_O = 1V$ or $9V$ $V_{DD} = 15V, V_O = 1.5V$ or $13.5V$		1.5 3.0 4.0		2.25 4.5 6.75		1.5 3.0 4.0		1.5 3.0 4.0 V
V_{IH}	High Level Input Voltage	$ I_O < 1\mu A$ $V_{DD} = 5V, V_O = 0.5V$ or $4.5V$ $V_{DD} = 10V, V_O = 1V$ or $9V$ $V_{DD} = 15V, V_O = 1.5V$ or $13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		3.5 7.0 11.0 V
I_{OL}	Low Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_O = 0.4V$ $V_{DD} = 10V, V_O = 0.5V$ $V_{DD} = 15V, V_O = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.8 2.0 7.8		0.36 0.9 2.4		0.36 0.9 2.4 mA
I_{OH}	High Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_O = 4.6V$ $V_{DD} = 10V, V_O = 9.5V$ $V_{DD} = 15V, V_O = 13.5V$	-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.8 -2.0 -7.8		-0.36 -0.9 -2.4		-0.36 -0.9 -2.4 mA
I_{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.1 0.1		-10 ⁻⁵ 10 ⁻⁵		-0.1 0.1		-1.0 1.0 μA

DC Electrical Characteristics CD4510BC/CD4516BC (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 10V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 15V, V_{IN} = V_{DD}$ or V_{SS}		20 40 80		0.05 0.1 0.15		20 40 80		150 300 600 μA
V_{OL}	Low Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V, I_O < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0		0.05 0.05 0.05		0.05 0.05 0.05 V
V_{OH}	High Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V, I_O < 1\mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		4.95 9.95 14.95 V

DC Electrical Characteristics CD4510BC/CD4516BC (Note 2) (Continued)


Symbol	Parameter	Conditions	-40°C		+ 25°C			+ 85°C		Units	
			Min	Max	Min	Typ	Max	Min	Max		
V _{IL}	Low Level Input Voltage	I _O < 1 μA V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V			1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	I _O < 1 μA V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V		3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V V
I _{OL}	Low Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V V _{DD} = 5V, V _O = 0.4V V _{DD} = 10V, V _O = 0.5V V _{DD} = 15V, V _O = 1.5V		0.52		0.44	0.8		0.36 0.9 2.4		mA mA mA
I _{OH}	High Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V V _{DD} = 5V, V _O = 4.6V V _{DD} = 10V, V _O = 9.5V V _{DD} = 15V, V _O = 13.5V		-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.8 -2.0 -7.8		-0.36 -0.9 -2.4		mA mA mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V			-0.3 0.3		-10 ⁻⁵ 10 ⁻⁵	-0.3 0.3		-1.0 1.0	μA μA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: I_{OH} and I_{OI} are tested one output at a time.

Switching Time Waveforms



TL/F/5990-2

AC Electrical Characteristics* CD4510BM/CD4510BC, CD4516BM/CD4516BC

$T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$, $R_L = 200\text{k}$, $t_{rCL} = t_{fCL} = t_r = t_f = 20 \text{ ns}$, unless otherwise specified


Symbol	Parameter	Conditions	Min	Typ	Max	Units
CLOCKED OPERATION						
t_{PHL}, t_{PLH}	Propagation Delay Time Clock to Q Outputs	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		220 100 80	500 200 180	ns ns ns
t_{PHL}, t_{PLH}	Propagation Delay Time Clock to Carry Output	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		315 130 100	630 260 200	ns ns ns
t_{THL}, t_{TLH}	Transition Time Q and Carry Outputs	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		100 50 40	200 100 80	ns ns ns
t_{WL}, t_{WH}	Minimum Clock Pulse Width	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		160 65 50	315 130 100	ns ns ns
t_{rCL}, t_{fCL}	Maximum Clock Rise and Fall Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	15 15 15			μs μs μs
t_{SU}	Minimum Carry In Setup Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		100 40 35	220 80 70	ns ns ns
t_{SU}	Minimum Up/Down Setup Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		200 70 60	420 170 150	ns ns ns
f_{CL}	Maximum Clock Frequency	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	1.5 3.8 5.0	3.1 7.6 10.0		MHz MHz MHz
C_{IN}	Input Capacitance	Any Input		5	7.5	pF
C_{PD}	Power Dissipation Capacitance (Note 4)	Per Package		65		pF
RESET/PRESET ENABLE OPERATION						
t_{PHL}, t_{PLH}	Propagation Delay Time Reset/ Preset Enable to Q Output	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		285 115 95	570 230 195	ns ns ns
t_{PHL}, t_{PLH}	Propagation Delay Time Reset/ Preset Enable to Carry Output	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		420 170 140	860 350 290	ns ns ns
t_{WH}	Minimum Reset/Preset Enable Pulse Width	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		90 40 35	200 100 80	ns ns ns
t_{REM}	Minimum Reset/Preset Enable Removal Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		170 70 60	330 140 120	ns ns ns
CARRY INPUT OPERATION						
t_{PHL}, t_{PLH}	Propagation Delay Time Carry In to Carry Output	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		260 110 90	500 220 180	ns ns ns

*AC Parameters are guaranteed by DC correlated testing.

Note 4: Dynamic power dissipation (P_D) is given by: $P_D = (C_{PD} + C_L) V_{DD}^2 f + P_Q$; where C_L = load capacitance; f = frequency of operation; P_Q = Quiescent Power Dissipation. For further details, see application note AN-90, "54C/74C Family characteristics".


Cascading Packages

Parallel Clocking



TL/F/5990-3

Ripple Clocking



TL/F/5990-4

Schematic Diagrams







FIGURE 1. CD4510



*Flip-flop toggles at the positive-going edge of clock (C) if Toggle Enable (TE) is at logical "1" and Preset Enable (PE) is at logical "0"


FIGURE 2. CD4516

Logic Waveforms




CD4510BM/CD4510BC BCD Up/Down Counter
CD4516BM/CD4516BC Binary Up/Down Counter

Physical Dimensions inches (millimeters)



Ceramic Dual-In-Line Package (J)
Order Number CD4510BMJ, CD4510BCJ, CD4516BMJ or CD4516BCJ
NS Package Number J16A



Molded Dual-In-Line Package (N)
Order Number CD4510BMN, CD4510BCN, CD4516BMN or CD4516BCN
NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: (800) 272-9959 Fax: (1800) 737-7018	National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: cniwe@tevm2.nsc.com	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
--	---	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.